Skip to content
View HowFunSong's full-sized avatar
9 followers · 33 following

Block or report HowFunSong

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

6 stars written in Verilog
Clear filter

ultraembedded / riscv

RISC-V CPU Core (RV32IM)

Verilog 1,641 277 Updated Sep 18, 2021

mirkat1206 / 2021_Spring_NCTU_ICLAB

NCTU 2021 Spring Integrated Circuit Design Laboratory

Verilog 196 37 Updated Apr 2, 2023

kevin861222 / NYCU-ICLAB-2024-Spring

超詳細 ICLAB 2024 Spring 修課心得 & 修課指南，含資源整理

Verilog 116 9 Updated Apr 9, 2025

tomverbeure / rt

A Full Hardware Real-Time Ray-Tracer

Verilog 112 15 Updated Nov 16, 2025

RongyeL / EasyAXI

Verilog 93 10 Updated Feb 2, 2026

bzeeno / riscv-cpu

Pipelined RISC-V CPU

Verilog 26 1 Updated Jun 9, 2021