Skip to content

Commit def67a5

Browse files
committed
fix up fame test to work only with c backend and remove println from lfsr
1 parent b1a9c46 commit def67a5

File tree

2 files changed

+3
-4
lines changed

2 files changed

+3
-4
lines changed

examples/examples.scala

Lines changed: 3 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -44,8 +44,9 @@ object TutorialExamples {
4444
chiselMainTest(tutArgs, () => Module(new Adder(8))){
4545
c => new AdderTests(c)}
4646
case "Fame" =>
47-
chiselMainTest(tutArgs.slice(0, tutArgs.length - 1) ++ Array("Chisel.Fame1CppBackend", "--debug", "--vcd", "--ioDebug"), () => Module(new FameTransform())){
48-
c => new FameTests(c)}
47+
if (tutArgs.contains("c"))
48+
chiselMainTest(tutArgs.slice(0, tutArgs.length - 1) ++ Array("Chisel.Fame1CppBackend", "--debug", "--vcd", "--ioDebug"), () => Module(new FameTransform())){
49+
c => new FameTests(c)}
4950
case "Adder4" =>
5051
chiselMainTest(tutArgs, () => Module(new Adder4())){
5152
c => new Adder4Tests(c)}

solutions/LFSR16.scala

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -8,11 +8,9 @@ class LFSR16 extends Module {
88
val out = UInt(OUTPUT, 16)
99
}
1010
val res = Reg(init = UInt(1, 16))
11-
printf("INC %d", io.inc)
1211
when (io.inc) {
1312
val nxt_res = Cat(res(0)^res(2)^res(3)^res(5), res(15,1))
1413
res := nxt_res
15-
printf(" NXT %d\n", nxt_res)
1614
}
1715
io.out := res
1816
}

0 commit comments

Comments
 (0)