Skip to content
View jdavez's full-sized avatar

Achievements

Achievement: Pull Shark

Achievements

Achievement: Pull Shark

Block or report jdavez

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

3 stars written in Verilog
Clear filter

YosysHQ / picorv32

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 4,297 983 Updated Jul 31, 2026

olofk / serv

SERV - The SErial RISC-V CPU

Verilog 1,845 257 Updated Jul 10, 2026

DaveBerkeley / serv_soc

SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.

Verilog 31 8 Updated Sep 10, 2020