Skip to content

Commit dd81473

Browse files
committed
e300: Renamed idle image in standard format
- usrp_<product>_fpga_<option>
1 parent 29cd277 commit dd81473

File tree

1 file changed

+13
-13
lines changed

1 file changed

+13
-13
lines changed

usrp3/top/e300/Makefile

Lines changed: 13 additions & 13 deletions
Original file line numberDiff line numberDiff line change
@@ -10,10 +10,10 @@
1010
## make <Targets> <Options>
1111
##
1212
##Output:
13-
## build/usrp_<product>_fpga.bit: Configuration bitstream with header
14-
## build/usrp_<product>_fpga.bin: Configuration bitstream without header
15-
## build/usrp_<product>_fpga.syr: Xilinx system report
16-
## build/usrp_<product>_fpga.twr: Xilinx timing report
13+
## build/usrp_<product>_fpga[_idle].bit: Configuration bitstream with header
14+
## build/usrp_<product>_fpga[_idle].bin: Configuration bitstream without header
15+
## build/usrp_<product>_fpga[_idle].syr: Xilinx system report
16+
## build/usrp_<product>_fpga[_idle].twr: Xilinx timing report
1717

1818
print_report = \
1919
echo "========================================================================"; \
@@ -39,22 +39,22 @@ else
3939
ise_build = make -f Makefile.e300.inc bin NAME=$@ DEVICE=$1 EXTRA_DEFS="$2"
4040
endif
4141

42-
# post_build($1=Device)
42+
# post_build($1=Device,$2=Suffix)
4343
ifeq ($(PROJECT_ONLY),1)
4444
post_build = \
4545
@echo "Generated $(shell pwd)/build-$(1)/e300.xise"; \
4646
echo "\nProject Generation DONE ... $(1)\n";
4747
else
4848
post_build = \
49-
@$(call print_report,build-$(1)) \
49+
@$(call print_report,build-$(1)$(2)) \
5050
mkdir -p build; \
5151
echo "Exporting bitstream files..."; \
52-
cp build-$(1)/e300.bin build/usrp_`echo $(1) | tr A-Z a-z`_fpga.bin; \
53-
cp build-$(1)/e300.bit build/usrp_`echo $(1) | tr A-Z a-z`_fpga.bit; \
52+
cp build-$(1)$(2)/e300.bin build/usrp_`echo $(1) | tr A-Z a-z`_fpga$(2).bin; \
53+
cp build-$(1)$(2)/e300.bit build/usrp_`echo $(1) | tr A-Z a-z`_fpga$(2).bit; \
5454
echo "Exporting logs..."; \
55-
cp build-$(1)/e300.syr build/usrp_`echo $(1) | tr A-Z a-z`_fpga.syr; \
56-
cp build-$(1)/e300.twr build/usrp_`echo $(1) | tr A-Z a-z`_fpga.twr; \
57-
echo "\nBuild DONE ... $(1)\n";
55+
cp build-$(1)$(2)/e300.syr build/usrp_`echo $(1) | tr A-Z a-z`_fpga$(2).syr; \
56+
cp build-$(1)$(2)/e300.twr build/usrp_`echo $(1) | tr A-Z a-z`_fpga$(2).twr; \
57+
echo "\nBuild DONE ... $(1)$(2)\n";
5858
endif
5959

6060
##
@@ -66,12 +66,12 @@ all: E310 E310_idle ##(Default target)
6666
E310: ##Build USRP E310 design.
6767
$(call pre_build,E310)
6868
$(call ise_build,XC7Z020,)
69-
$(call post_build,E310)
69+
$(call post_build,E310,)
7070

7171
E310_idle: ##Build USRP E310 idle design.
7272
$(call pre_build,E310_idle)
7373
$(call ise_build,XC7Z020,IDLE)
74-
$(call post_build,E310_idle)
74+
$(call post_build,E310,_idle)
7575

7676
clean: ##Clean up all build output.
7777
rm -rf build-*

0 commit comments

Comments
 (0)