Skip to content

Commit 0436cfb

Browse files
author
cvs2git
committed
This commit was manufactured by cvs2svn to create tag 'rtems-4-9-2'.
Sprout from rtems-4-9-branch 2009-03-12 17:03:39 UTC Joel Sherrill <joel.sherrill@OARcorp.com> 'Upgrade to 4.9.2' Cherrypick from rtems-4-9-branch 2009-09-15 05:32:51 UTC cvs2git <rtems-devel@rtems.org> 'This commit was manufactured by cvs2svn to create branch 'rtems-4-9-branch'.': c/src/lib/libbsp/arm/gba/console/defaultfont.h c/src/lib/libbsp/arm/smdk2410/include/.cvsignore c/src/lib/libbsp/bare/preinstall.am c/src/lib/libbsp/m68k/genmcf548x/include/.cvsignore c/src/lib/libbsp/m68k/mcf52235/include/.cvsignore c/src/lib/libbsp/m68k/mcf5329/include/.cvsignore c/src/lib/libbsp/mips/csb350/start/regs.h c/src/lib/libbsp/mips/genmongoosev/start/regs.h c/src/lib/libbsp/mips/hurricane/liblnk/regs.h c/src/lib/libbsp/mips/jmr3904/start/regs.h c/src/lib/libbsp/mips/rbtx4925/liblnk/regs.h c/src/lib/libbsp/mips/rbtx4938/liblnk/regs.h c/src/lib/libbsp/powerpc/mvme3100/include/.cvsignore c/src/lib/libbsp/powerpc/virtex/include/.cvsignore
1 parent 262ce08 commit 0436cfb

14 files changed

Lines changed: 1505 additions & 0 deletions

File tree

‎c/src/lib/libbsp/arm/gba/console/defaultfont.h‎

Lines changed: 601 additions & 0 deletions
Large diffs are not rendered by default.

‎c/src/lib/libbsp/arm/smdk2410/include/.cvsignore‎

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,4 @@
1+
stamp-h
2+
stamp-h.in
3+
bspopts.h
4+
bspopts.h.in

‎c/src/lib/libbsp/bare/preinstall.am‎

Lines changed: 45 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,45 @@
1+
## Automatically generated by ampolish3 - Do not edit
2+
3+
if AMPOLISH3
4+
$(srcdir)/preinstall.am: Makefile.am
5+
$(AMPOLISH3) $(srcdir)/Makefile.am > $(srcdir)/preinstall.am
6+
endif
7+
8+
PREINSTALL_DIRS =
9+
DISTCLEANFILES += $(PREINSTALL_DIRS)
10+
11+
all-am: $(PREINSTALL_FILES)
12+
13+
PREINSTALL_FILES =
14+
CLEANFILES = $(PREINSTALL_FILES)
15+
16+
$(PROJECT_LIB)/$(dirstamp):
17+
@$(MKDIR_P) $(PROJECT_LIB)
18+
@: > $(PROJECT_LIB)/$(dirstamp)
19+
PREINSTALL_DIRS += $(PROJECT_LIB)/$(dirstamp)
20+
21+
$(PROJECT_INCLUDE)/$(dirstamp):
22+
@$(MKDIR_P) $(PROJECT_INCLUDE)
23+
@: > $(PROJECT_INCLUDE)/$(dirstamp)
24+
PREINSTALL_DIRS += $(PROJECT_INCLUDE)/$(dirstamp)
25+
26+
$(PROJECT_LIB)/bsp_specs: bsp_specs $(PROJECT_LIB)/$(dirstamp)
27+
$(INSTALL_DATA) $< $(PROJECT_LIB)/bsp_specs
28+
PREINSTALL_FILES += $(PROJECT_LIB)/bsp_specs
29+
30+
$(PROJECT_INCLUDE)/bsp.h: include/bsp.h $(PROJECT_INCLUDE)/$(dirstamp)
31+
$(INSTALL_DATA) $< $(PROJECT_INCLUDE)/bsp.h
32+
PREINSTALL_FILES += $(PROJECT_INCLUDE)/bsp.h
33+
34+
$(PROJECT_INCLUDE)/tm27.h: include/tm27.h $(PROJECT_INCLUDE)/$(dirstamp)
35+
$(INSTALL_DATA) $< $(PROJECT_INCLUDE)/tm27.h
36+
PREINSTALL_FILES += $(PROJECT_INCLUDE)/tm27.h
37+
38+
$(PROJECT_INCLUDE)/bspopts.h: include/bspopts.h $(PROJECT_INCLUDE)/$(dirstamp)
39+
$(INSTALL_DATA) $< $(PROJECT_INCLUDE)/bspopts.h
40+
PREINSTALL_FILES += $(PROJECT_INCLUDE)/bspopts.h
41+
42+
$(PROJECT_INCLUDE)/coverhd.h: ../shared/include/coverhd.h $(PROJECT_INCLUDE)/$(dirstamp)
43+
$(INSTALL_DATA) $< $(PROJECT_INCLUDE)/coverhd.h
44+
PREINSTALL_FILES += $(PROJECT_INCLUDE)/coverhd.h
45+

‎c/src/lib/libbsp/m68k/genmcf548x/include/.cvsignore‎

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,4 @@
1+
stamp-h
2+
stamp-h.in
3+
bspopts.h
4+
bspopts.h.in

‎c/src/lib/libbsp/m68k/mcf52235/include/.cvsignore‎

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,4 @@
1+
stamp-h
2+
stamp-h.in
3+
bspopts.h
4+
bspopts.h.in

‎c/src/lib/libbsp/m68k/mcf5329/include/.cvsignore‎

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,4 @@
1+
stamp-h
2+
stamp-h.in
3+
bspopts.h
4+
bspopts.h.in

‎c/src/lib/libbsp/mips/csb350/start/regs.h‎

Lines changed: 138 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,138 @@
1+
/*
2+
* regs.S -- standard MIPS register names from
3+
* newlib-1.8.2/libgloss/mips and adapted.
4+
*
5+
* Copyright (c) 1995 Cygnus Support
6+
*
7+
* The authors hereby grant permission to use, copy, modify, distribute,
8+
* and license this software and its documentation for any purpose, provided
9+
* that existing copyright notices are retained in all copies and that this
10+
* notice is included verbatim in any distributions. No written agreement,
11+
* license, or royalty fee is required for any of the authorized uses.
12+
* Modifications to this software may be copyrighted by their authors
13+
* and need not follow the licensing terms described here, provided that
14+
* the new terms are clearly indicated on the first page of each file where
15+
* they apply.
16+
*/
17+
18+
/* Standard MIPS register names: */
19+
#define zero $0
20+
#define z0 $0
21+
#define v0 $2
22+
#define v1 $3
23+
#define a0 $4
24+
#define a1 $5
25+
#define a2 $6
26+
#define a3 $7
27+
#define t0 $8
28+
#define t1 $9
29+
#define t2 $10
30+
#define t3 $11
31+
#define t4 $12
32+
#define t5 $13
33+
#define t6 $14
34+
#define t7 $15
35+
#define s0 $16
36+
#define s1 $17
37+
#define s2 $18
38+
#define s3 $19
39+
#define s4 $20
40+
#define s5 $21
41+
#define s6 $22
42+
#define s7 $23
43+
#define t8 $24
44+
#define t9 $25
45+
#define k0 $26 /* kernel private register 0 */
46+
#define k1 $27 /* kernel private register 1 */
47+
#define gp $28 /* global data pointer */
48+
#define sp $29 /* stack-pointer */
49+
#define fp $30 /* frame-pointer */
50+
#define ra $31 /* return address */
51+
#define pc $pc /* pc, used on mips16 */
52+
53+
#define fp0 $f0
54+
#define fp1 $f1
55+
56+
/* Useful memory constants: */
57+
#define K0BASE 0x80000000
58+
#ifndef __mips64
59+
#define K1BASE 0xA0000000
60+
#else
61+
#define K1BASE 0xFFFFFFFFA0000000LL
62+
#endif
63+
64+
#define PHYS_TO_K1(a) ((unsigned)(a) | K1BASE)
65+
66+
/* Standard Co-Processor 0 register numbers: */
67+
#define C0_COUNT $9 /* Count Register */
68+
#define C0_SR $12 /* Status Register */
69+
#define C0_CAUSE $13 /* last exception description */
70+
#define C0_EPC $14 /* Exception error address */
71+
#define C0_CONFIG $16 /* CPU configuration */
72+
73+
/* Standard Status Register bitmasks: */
74+
#define SR_CU1 0x20000000 /* Mark CP1 as usable */
75+
#define SR_FR 0x04000000 /* Enable MIPS III FP registers */
76+
#define SR_BEV 0x00400000 /* Controls location of exception vectors */
77+
#define SR_PE 0x00100000 /* Mark soft reset (clear parity error) */
78+
79+
#define SR_KX 0x00000080 /* Kernel extended addressing enabled */
80+
#define SR_SX 0x00000040 /* Supervisor extended addressing enabled */
81+
#define SR_UX 0x00000020 /* User extended addressing enabled */
82+
83+
/* Standard (R4000) cache operations. Taken from "MIPS R4000
84+
Microprocessor User's Manual" 2nd edition: */
85+
86+
#define CACHE_I (0) /* primary instruction */
87+
#define CACHE_D (1) /* primary data */
88+
#define CACHE_SI (2) /* secondary instruction */
89+
#define CACHE_SD (3) /* secondary data (or combined instruction/data) */
90+
91+
#define INDEX_INVALIDATE (0) /* also encodes WRITEBACK if CACHE_D or CACHE_SD */
92+
#define INDEX_LOAD_TAG (1)
93+
#define INDEX_STORE_TAG (2)
94+
#define CREATE_DIRTY_EXCLUSIVE (3) /* CACHE_D and CACHE_SD only */
95+
#define HIT_INVALIDATE (4)
96+
#define CACHE_FILL (5) /* CACHE_I only */
97+
#define HIT_WRITEBACK_INVALIDATE (5) /* CACHE_D and CACHE_SD only */
98+
#define HIT_WRITEBACK (6) /* CACHE_I, CACHE_D and CACHE_SD only */
99+
#define HIT_SET_VIRTUAL (7) /* CACHE_SI and CACHE_SD only */
100+
101+
#define BUILD_CACHE_OP(o,c) (((o) << 2) | (c))
102+
103+
/* Individual cache operations: */
104+
#define INDEX_INVALIDATE_I BUILD_CACHE_OP(INDEX_INVALIDATE,CACHE_I)
105+
#define INDEX_WRITEBACK_INVALIDATE_D BUILD_CACHE_OP(INDEX_INVALIDATE,CACHE_D)
106+
#define INDEX_INVALIDATE_SI BUILD_CACHE_OP(INDEX_INVALIDATE,CACHE_SI)
107+
#define INDEX_WRITEBACK_INVALIDATE_SD BUILD_CACHE_OP(INDEX_INVALIDATE,CACHE_SD)
108+
109+
#define INDEX_LOAD_TAG_I BUILD_CACHE_OP(INDEX_LOAD_TAG,CACHE_I)
110+
#define INDEX_LOAD_TAG_D BUILD_CACHE_OP(INDEX_LOAD_TAG,CACHE_D)
111+
#define INDEX_LOAD_TAG_SI BUILD_CACHE_OP(INDEX_LOAD_TAG,CACHE_SI)
112+
#define INDEX_LOAD_TAG_SD BUILD_CACHE_OP(INDEX_LOAD_TAG,CACHE_SD)
113+
114+
#define INDEX_STORE_TAG_I BUILD_CACHE_OP(INDEX_STORE_TAG,CACHE_I)
115+
#define INDEX_STORE_TAG_D BUILD_CACHE_OP(INDEX_STORE_TAG,CACHE_D)
116+
#define INDEX_STORE_TAG_SI BUILD_CACHE_OP(INDEX_STORE_TAG,CACHE_SI)
117+
#define INDEX_STORE_TAG_SD BUILD_CACHE_OP(INDEX_STORE_TAG,CACHE_SD)
118+
119+
#define CREATE_DIRTY_EXCLUSIVE_D BUILD_CACHE_OP(CREATE_DIRTY_EXCLUSIVE,CACHE_D)
120+
#define CREATE_DIRTY_EXCLUSIVE_SD BUILD_CACHE_OP(CREATE_DIRTY_EXCLUSIVE,CACHE_SD)
121+
122+
#define HIT_INVALIDATE_I BUILD_CACHE_OP(HIT_INVALIDATE,CACHE_I)
123+
#define HIT_INVALIDATE_D BUILD_CACHE_OP(HIT_INVALIDATE,CACHE_D)
124+
#define HIT_INVALIDATE_SI BUILD_CACHE_OP(HIT_INVALIDATE,CACHE_SI)
125+
#define HIT_INVALIDATE_SD BUILD_CACHE_OP(HIT_INVALIDATE,CACHE_SD)
126+
127+
#define CACHE_FILL_I BUILD_CACHE_OP(CACHE_FILL,CACHE_I)
128+
#define HIT_WRITEBACK_INVALIDATE_D BUILD_CACHE_OP(HIT_WRITEBACK_INVALIDATE,CACHE_D)
129+
#define HIT_WRITEBACK_INVALIDATE_SD BUILD_CACHE_OP(HIT_WRITEBACK_INVALIDATE,CACHE_SD)
130+
131+
#define HIT_WRITEBACK_I BUILD_CACHE_OP(HIT_WRITEBACK,CACHE_I)
132+
#define HIT_WRITEBACK_D BUILD_CACHE_OP(HIT_WRITEBACK,CACHE_D)
133+
#define HIT_WRITEBACK_SD BUILD_CACHE_OP(HIT_WRITEBACK,CACHE_SD)
134+
135+
#define HIT_SET_VIRTUAL_SI BUILD_CACHE_OP(HIT_SET_VIRTUAL,CACHE_SI)
136+
#define HIT_SET_VIRTUAL_SD BUILD_CACHE_OP(HIT_SET_VIRTUAL,CACHE_SD)
137+
138+
/*> EOF regs.S <*/

‎c/src/lib/libbsp/mips/genmongoosev/start/regs.h‎

Lines changed: 148 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,148 @@
1+
/*
2+
* regs.S -- standard MIPS register names from
3+
* newlib-1.8.2/libgloss/mips and adapted.
4+
*
5+
* Copyright (c) 1995 Cygnus Support
6+
*
7+
* The authors hereby grant permission to use, copy, modify, distribute,
8+
* and license this software and its documentation for any purpose, provided
9+
* that existing copyright notices are retained in all copies and that this
10+
* notice is included verbatim in any distributions. No written agreement,
11+
* license, or royalty fee is required for any of the authorized uses.
12+
* Modifications to this software may be copyrighted by their authors
13+
* and need not follow the licensing terms described here, provided that
14+
* the new terms are clearly indicated on the first page of each file where
15+
* they apply.
16+
*/
17+
18+
/* Standard MIPS register names: */
19+
#define zero $0
20+
#define z0 $0
21+
#define v0 $2
22+
#define v1 $3
23+
#define a0 $4
24+
#define a1 $5
25+
#define a2 $6
26+
#define a3 $7
27+
#define t0 $8
28+
#define t1 $9
29+
#define t2 $10
30+
#define t3 $11
31+
#define t4 $12
32+
#define t5 $13
33+
#define t6 $14
34+
#define t7 $15
35+
#define s0 $16
36+
#define s1 $17
37+
#define s2 $18
38+
#define s3 $19
39+
#define s4 $20
40+
#define s5 $21
41+
#define s6 $22
42+
#define s7 $23
43+
#define t8 $24
44+
#define t9 $25
45+
#define k0 $26 /* kernel private register 0 */
46+
#define k1 $27 /* kernel private register 1 */
47+
#define gp $28 /* global data pointer */
48+
#define sp $29 /* stack-pointer */
49+
#define fp $30 /* frame-pointer */
50+
#define ra $31 /* return address */
51+
#define pc $pc /* pc, used on mips16 */
52+
53+
#define fp0 $f0
54+
#define fp1 $f1
55+
56+
#define WATCHDOG 0xBE000000
57+
58+
/* Useful memory constants: */
59+
#define K0BASE 0x80000000
60+
#ifndef __mips64
61+
#define K1BASE 0xA0000000
62+
#else
63+
#define K1BASE 0xFFFFFFFFA0000000LL
64+
#endif
65+
66+
#define PHYS_TO_K1(a) ((unsigned)(a) | K1BASE)
67+
68+
/* Standard Co-Processor 0 register numbers: */
69+
#define C0_DCIC $7 /* debug & cache invalidate control */
70+
#define C0_COUNT $9 /* Count Register */
71+
#define C0_SR $12 /* Status Register */
72+
#define C0_CAUSE $13 /* last exception description */
73+
#define C0_EPC $14 /* Exception error address */
74+
#define C0_CONFIG $16 /* CPU configuration */
75+
76+
/* Standard Status Register bitmasks: */
77+
#define SR_CU0 0x10000000
78+
#define SR_CU1 0x20000000 /* Mark CP1 as usable */
79+
#define SR_FR 0x04000000 /* Enable MIPS III FP registers */
80+
#define SR_BEV 0x00400000 /* Controls location of exception vectors */
81+
#define SR_PE 0x00100000 /* Mark soft reset (clear parity error) */
82+
83+
/* defined differently for Mongoose5- we don't use these anymore */
84+
#if UNUSED
85+
#define SR_KX 0x00000080 /* Kernel extended addressing enabled */
86+
#define SR_SX 0x00000040 /* Supervisor extended addressing enabled */
87+
#define SR_UX 0x00000020 /* User extended addressing enabled */
88+
#endif
89+
90+
/* R3000 */
91+
#define SR_ISC 0x00010000 /* Isolate data cache */
92+
93+
/* Standard (R4000) cache operations. Taken from "MIPS R4000
94+
Microprocessor User's Manual" 2nd edition: */
95+
96+
#define CACHE_I (0) /* primary instruction */
97+
#define CACHE_D (1) /* primary data */
98+
#define CACHE_SI (2) /* secondary instruction */
99+
#define CACHE_SD (3) /* secondary data (or combined instruction/data) */
100+
101+
#define INDEX_INVALIDATE (0) /* also encodes WRITEBACK if CACHE_D or CACHE_SD */
102+
#define INDEX_LOAD_TAG (1)
103+
#define INDEX_STORE_TAG (2)
104+
#define CREATE_DIRTY_EXCLUSIVE (3) /* CACHE_D and CACHE_SD only */
105+
#define HIT_INVALIDATE (4)
106+
#define CACHE_FILL (5) /* CACHE_I only */
107+
#define HIT_WRITEBACK_INVALIDATE (5) /* CACHE_D and CACHE_SD only */
108+
#define HIT_WRITEBACK (6) /* CACHE_I, CACHE_D and CACHE_SD only */
109+
#define HIT_SET_VIRTUAL (7) /* CACHE_SI and CACHE_SD only */
110+
111+
#define BUILD_CACHE_OP(o,c) (((o) << 2) | (c))
112+
113+
/* Individual cache operations: */
114+
#define INDEX_INVALIDATE_I BUILD_CACHE_OP(INDEX_INVALIDATE,CACHE_I)
115+
#define INDEX_WRITEBACK_INVALIDATE_D BUILD_CACHE_OP(INDEX_INVALIDATE,CACHE_D)
116+
#define INDEX_INVALIDATE_SI BUILD_CACHE_OP(INDEX_INVALIDATE,CACHE_SI)
117+
#define INDEX_WRITEBACK_INVALIDATE_SD BUILD_CACHE_OP(INDEX_INVALIDATE,CACHE_SD)
118+
119+
#define INDEX_LOAD_TAG_I BUILD_CACHE_OP(INDEX_LOAD_TAG,CACHE_I)
120+
#define INDEX_LOAD_TAG_D BUILD_CACHE_OP(INDEX_LOAD_TAG,CACHE_D)
121+
#define INDEX_LOAD_TAG_SI BUILD_CACHE_OP(INDEX_LOAD_TAG,CACHE_SI)
122+
#define INDEX_LOAD_TAG_SD BUILD_CACHE_OP(INDEX_LOAD_TAG,CACHE_SD)
123+
124+
#define INDEX_STORE_TAG_I BUILD_CACHE_OP(INDEX_STORE_TAG,CACHE_I)
125+
#define INDEX_STORE_TAG_D BUILD_CACHE_OP(INDEX_STORE_TAG,CACHE_D)
126+
#define INDEX_STORE_TAG_SI BUILD_CACHE_OP(INDEX_STORE_TAG,CACHE_SI)
127+
#define INDEX_STORE_TAG_SD BUILD_CACHE_OP(INDEX_STORE_TAG,CACHE_SD)
128+
129+
#define CREATE_DIRTY_EXCLUSIVE_D BUILD_CACHE_OP(CREATE_DIRTY_EXCLUSIVE,CACHE_D)
130+
#define CREATE_DIRTY_EXCLUSIVE_SD BUILD_CACHE_OP(CREATE_DIRTY_EXCLUSIVE,CACHE_SD)
131+
132+
#define HIT_INVALIDATE_I BUILD_CACHE_OP(HIT_INVALIDATE,CACHE_I)
133+
#define HIT_INVALIDATE_D BUILD_CACHE_OP(HIT_INVALIDATE,CACHE_D)
134+
#define HIT_INVALIDATE_SI BUILD_CACHE_OP(HIT_INVALIDATE,CACHE_SI)
135+
#define HIT_INVALIDATE_SD BUILD_CACHE_OP(HIT_INVALIDATE,CACHE_SD)
136+
137+
#define CACHE_FILL_I BUILD_CACHE_OP(CACHE_FILL,CACHE_I)
138+
#define HIT_WRITEBACK_INVALIDATE_D BUILD_CACHE_OP(HIT_WRITEBACK_INVALIDATE,CACHE_D)
139+
#define HIT_WRITEBACK_INVALIDATE_SD BUILD_CACHE_OP(HIT_WRITEBACK_INVALIDATE,CACHE_SD)
140+
141+
#define HIT_WRITEBACK_I BUILD_CACHE_OP(HIT_WRITEBACK,CACHE_I)
142+
#define HIT_WRITEBACK_D BUILD_CACHE_OP(HIT_WRITEBACK,CACHE_D)
143+
#define HIT_WRITEBACK_SD BUILD_CACHE_OP(HIT_WRITEBACK,CACHE_SD)
144+
145+
#define HIT_SET_VIRTUAL_SI BUILD_CACHE_OP(HIT_SET_VIRTUAL,CACHE_SI)
146+
#define HIT_SET_VIRTUAL_SD BUILD_CACHE_OP(HIT_SET_VIRTUAL,CACHE_SD)
147+
148+
/*> EOF regs.S <*/

0 commit comments

Comments
 (0)