Skip to content
Change the repository type filter

All

    Repositories list

    • Loom

      Public
      Open-source RTL logic simulator with CUDA acceleration
      Verilog
      Apache License 2.0
      233114Updated Feb 27, 2026Feb 27, 2026
    • baspacho

      Public
      Direct solver for sparse SPD matrices for nonlinear optimization. Implements supernodal Cholesky decomposition algorithm, and supports GPU (CUDA).
      C++
      MIT License
      9003Updated Feb 27, 2026Feb 27, 2026
    • vajax

      Public
      JAX-based SPICE simulator with OpenVAF Verilog-A support
      Python
      17403Updated Feb 27, 2026Feb 27, 2026
    • Homebrew formulae for ChipFlow tools
      Ruby
      0000Updated Feb 25, 2026Feb 25, 2026
    • iree

      Public
      A retargetable MLIR-based machine learning compiler and runtime toolkit.
      C++
      Apache License 2.0
      847000Updated Feb 24, 2026Feb 24, 2026
    • Context management tools for Claude Code: project manifest, repo map with duplicate detection, and learnings system
      Python
      MIT License
      0000Updated Feb 24, 2026Feb 24, 2026
    • (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases
      Rust
      Apache License 2.0
      2000Updated Feb 17, 2026Feb 17, 2026
    • Python
      Other
      0393Updated Feb 14, 2026Feb 14, 2026
    • Python
      BSD 2-Clause "Simplified" License
      14204Updated Feb 11, 2026Feb 11, 2026
    • Verilog
      BSD 2-Clause "Simplified" License
      14113Updated Jan 20, 2026Jan 20, 2026
    • Action to use multi-repo branches with PDM. For git+https dependencies, check if the current branch name exitsts there and use it if it does
      Python
      0020Updated Jan 16, 2026Jan 16, 2026
    • Benchmark datasets for GEM (GPU-accelerated gate-level simulation)
      0000Updated Jan 5, 2026Jan 5, 2026
    • ChipFlow GitHub pages
      HTML
      0100Updated Dec 19, 2025Dec 19, 2025
    • Python
      0101Updated Dec 19, 2025Dec 19, 2025
    • chipflow-template

      Public template
      ChipFlow Template
      JavaScript
      0000Updated Dec 19, 2025Dec 19, 2025
    • System on Chip toolkit for Amaranth HDL
      Python
      BSD 2-Clause "Simplified" License
      36102Updated Dec 17, 2025Dec 17, 2025
    • Python
      BSD 2-Clause "Simplified" License
      0204Updated Dec 9, 2025Dec 9, 2025
    • Unified process configuration format for ChipFlow Backend and LibreLane
      Python
      MIT License
      0000Updated Nov 13, 2025Nov 13, 2025
    • Complete example for Google Cloud Run PR preview deployments with custom domains and OAuth support
      Shell
      0000Updated Oct 22, 2025Oct 22, 2025
    • amaranth

      Public
      A modern hardware definition language and toolchain based on Python
      Python
      BSD 2-Clause "Simplified" License
      191101Updated Aug 4, 2025Aug 4, 2025
    • minerva

      Public
      A 32-bit RISC-V soft processor
      Python
      Other
      39000Updated Jul 21, 2025Jul 21, 2025
    • CV32E40P Integration for Amaranth
      Verilog
      Other
      1200Updated Jul 17, 2025Jul 17, 2025
    • ngspice

      Public
      C
      Other
      0000Updated Jul 14, 2025Jul 14, 2025
    • openframe_user_project

      Public template
      Verilog
      Apache License 2.0
      4000Updated Jul 10, 2025Jul 10, 2025
    • Scripts and CI for Xyce
      Shell
      2103Updated Jun 25, 2025Jun 25, 2025
    • Playground for experimenting with and sharing short Amaranth programs on the web
      TypeScript
      BSD 2-Clause "Simplified" License
      6000Updated Jun 23, 2025Jun 23, 2025
    • A central location for discussing the ChipFlow platform, logging issues and tracking our roadmap
      BSD 2-Clause "Simplified" License
      0000Updated May 8, 2025May 8, 2025
    • Python
      0113Updated Feb 26, 2025Feb 26, 2025
    • Simple python packaging for OpenROAD Flow Scripts
      Python
      0000Updated Feb 15, 2025Feb 15, 2025
    • OpenROAD

      Public
      OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
      Verilog
      BSD 3-Clause "New" or "Revised" License
      797000Updated Feb 12, 2025Feb 12, 2025