Skip to content
View WilsonChen003's full-sized avatar
  • Shanghai
  • 15:24 (UTC -12:00)

Block or report WilsonChen003

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. HDLGen HDLGen Public

    HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded functions, with ZERO learning-curve

    Verilog 108 30

  2. basic_verilog basic_verilog Public

    Forked from jc70100322/basic_verilog

    Must-have verilog systemverilog modules

    Verilog 2

  3. automatic-verilog automatic-verilog Public

    Forked from feifan1996/automatic-verilog

    automatic-verilog based on vimscript

    Vim Script 2

  4. NyuziProcessor NyuziProcessor Public

    Forked from jbush001/NyuziProcessor

    GPGPU microprocessor architecture

    C 1

  5. HDLGen-ChatGPT HDLGen-ChatGPT Public

    Forked from Logicademy/HDLGen-ChatGPT

    HDLGen-ChatGPT, works in tandem with ChatGPT-3.5 chat interface to enable fast digital systems design and test specification capture, and automatic generation of both VHDL and Verilog models, and t…

    Python 1

  6. hw hw Public

    Forked from nvdla/hw

    RTL, Cmodel, and testbench for NVDLA

    Verilog