Skip to content
View alexandercoabad's full-sized avatar
3 followers · 4 following

Block or report alexandercoabad

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. mixedsignal mixedsignal Public

    Verilog 4 1

  2. Happy-New-Year-2026- Happy-New-Year-2026- Public

    Happy New Year 2026! VGA screen saver

    Verilog 4

  3. DigitalClock DigitalClock Public

    Digital clock made from Tiny Tapeout VGA Playground

    Verilog 1

  4. PILIPINAS PILIPINAS Public

    tiny tape out of 7 segment display (PILIPINAS)

    Tcl

  5. PINOY_AKO PINOY_AKO Public

    Tcl

  6. PILIPINASLASALLE PILIPINASLASALLE Public

    Verilog