Skip to content

Giga: compatibility fixes with M4 builds #741

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 10 commits into from
Nov 13, 2023
Merged

Giga: compatibility fixes with M4 builds #741

Changes from 1 commit
Commits
Show all changes
10 commits
Select commit Hold shift + click to select a range
a42316d
stm32h7_m4: create a generic variant
facchinm Oct 23, 2023
9f04816
giga: cleanup stray function
facchinm Oct 26, 2023
373e7c6
patches: add stm32h7_m4 patchset
facchinm Oct 26, 2023
a31a233
stm32h7_cm4: audio: add cache handling check for CM7
facchinm Oct 30, 2023
3490221
giga/portenta m4: don't remap SDRAM address space
facchinm Oct 30, 2023
7fc89ba
RPC: fix bool() and begin() return value
facchinm Nov 2, 2023
a758746
patches: fix stm32h7 ADC clock source
facchinm Nov 2, 2023
7805a69
rpc: remove .cc files for compatibility with lastest arduino-cli
facchinm Nov 3, 2023
3305d59
WIP: wifi: cm4: override default firmware filesystem
facchinm Nov 3, 2023
a3a49d7
wifi: print debug errors only if Serial is up
facchinm Nov 3, 2023
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Prev Previous commit
Next Next commit
stm32h7_cm4: audio: add cache handling check for CM7
  • Loading branch information
@facchinm
facchinm committed Oct 30, 2023
commit a31a23383b1ce9114ec801c529a184e08b847b02
4 changes: 4 additions & 0 deletions libraries/PDM/src/STM32H747_dfsdm/audio.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -68,7 +68,9 @@ void HAL_DFSDM_FilterRegConvHalfCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_
{
xfer_status |= DMA_XFER_HALF;
// Invalidate Data Cache to get the updated content of the SRAM
#ifdef CORE_CM7
SCB_InvalidateDCache_by_Addr((uint32_t*)&RecBuff[0],sizeof(RecBuff)/2);
#endif
}
PDMIrqHandler(true);
}
Expand All @@ -86,7 +88,9 @@ void HAL_DFSDM_FilterRegConvCpltCallback(DFSDM_Filter_HandleTypeDef *hdfsdm_filt
{
xfer_status |= DMA_XFER_FULL;
// Invalidate Data Cache to get the updated content of the SRAM
#ifdef CORE_CM7
SCB_InvalidateDCache_by_Addr((uint32_t*)&RecBuff[PDM_BUFFER_SIZE/2],sizeof(RecBuff)/2);
#endif
}
PDMIrqHandler(false);
}
Expand Down