Skip to content

Conversation

@kunalspathak
Copy link
Contributor

@kunalspathak kunalspathak commented Jun 24, 2022

Try and see if +lse is possible using clang9. If it is then for linux/arm64, we can just use !g_arm64_atomics_present check to call __sync_synchronize().

@ghost
Copy link

ghost commented Jun 24, 2022

I couldn't figure out the best area label to add to this PR. If you have write-permissions please help me learn by adding exactly one area label.

@ghost ghost assigned kunalspathak Jun 24, 2022
@kunalspathak
Copy link
Contributor Author

Hhm, this might still be problematic for machines that doesn't have LSE because compiler, with +lse will always generate casal instruction and we will get errors like:

exit code 132 means SIGILL Illegal Instruction. Core dumped. Likely codegen issue.

@danmoseley danmoseley added the area-CodeGen-coreclr CLR JIT compiler in src/coreclr/src/jit and related components such as SuperPMI label Jun 28, 2022
@ghost
Copy link

ghost commented Jun 28, 2022

Tagging subscribers to this area: @JulieLeeMSFT, @jakobbotsch
See info in area-owners.md if you want to be subscribed.

Issue Details

Try and see if +lse is possible using clang9. If it is then for linux/arm64, we can just use !g_arm64_atomics_present check to call __sync_synchronize().

Author: kunalspathak
Assignees: kunalspathak
Labels:

area-CodeGen-coreclr

Milestone: -

@kunalspathak
Copy link
Contributor Author

Replaced by #71512

@ghost ghost locked as resolved and limited conversation to collaborators Jul 31, 2022
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.

Labels

area-CodeGen-coreclr CLR JIT compiler in src/coreclr/src/jit and related components such as SuperPMI

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants