Skip to content

Fix use of uninitialized memory for Vector3 constants #74857

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
jkotas merged 5 commits into from
Aug 31, 2022
Merged

Fix use of uninitialized memory for Vector3 constants #74857

Show file tree
Hide file tree
Changes from 1 commit
Commits
Show all changes
5 commits
Select commit Hold shift + click to select a range
a8ed82e
Fix use of uninitialized memory for Vector3 constants
jkotas Aug 28, 2022
9836fa3
Formatting
jkotas Aug 31, 2022
136b27d
Update src/coreclr/jit/codegenarm64.cpp
jkotas Aug 31, 2022
3b225cd
Apply the same fix for x64
jkotas Aug 31, 2022
a894efa
PR feedback
jkotas Aug 31, 2022
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Next Next commit
Fix use of uninitialized memory for Vector3 constants
  • Loading branch information
@jkotas
jkotas committed Aug 28, 2022
commit a8ed82ebef1f7b0b514b9f9548dc8b88856b2ccf
4 changes: 4 additions & 0 deletions src/coreclr/jit/codegenarm64.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -2413,6 +2413,10 @@ void CodeGen::genSetRegToConst(regNumber targetReg, var_types targetType, GenTre
regNumber addrReg = tree->GetSingleTempReg();

simd16_t constValue = vecCon->gtSimd16Val;

if (tree->TypeGet() == TYP_SIMD12)
constValue.u32[3] = 0;

CORINFO_FIELD_HANDLE hnd = emit->emitSimd16Const(constValue);

emit->emitIns_R_C(INS_ldr, attr, targetReg, addrReg, hnd, 0);
Expand Down
4 changes: 4 additions & 0 deletions src/coreclr/jit/codegenxarch.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -562,6 +562,10 @@ void CodeGen::genSetRegToConst(regNumber targetReg, var_types targetType, GenTre
case TYP_SIMD16:
{
simd16_t constValue = vecCon->gtSimd16Val;

if (tree->TypeGet() == TYP_SIMD12)
constValue.u32[3] = 0;

CORINFO_FIELD_HANDLE hnd = emit->emitSimd16Const(constValue);

emit->emitIns_R_C(ins_Load(targetType), attr, targetReg, hnd, 0);
Expand Down