Skip to content

RISCV: Separate PLIC and non-PLIC #428

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
jessebraham merged 4 commits into from
Mar 9, 2023
+277 −227
Merged

RISCV: Separate PLIC and non-PLIC #428

Show file tree
Hide file tree
Changes from 3 commits
Commits
Show all changes
4 commits
Select commit Hold shift + click to select a range
cba5eef
RISCV: Separate PLIC and non-PLIC
bjoernQ Mar 9, 2023
a443f07
De-duplicate code
bjoernQ Mar 9, 2023
4163d83
Write 0 to INTR_MAP again to disable peripheral interrupts
bjoernQ Mar 9, 2023
30da756
Limit visibility of `get_assigned_cpu_interrupt`
bjoernQ Mar 9, 2023
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 2 additions & 0 deletions esp-hal-common/build.rs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -39,6 +39,7 @@ fn main() {
// - 'gdma'
// - 'i2c1'
// - 'i2s'
// - 'large_intr_status'
// - 'mcpwm'
// - 'pcnt'
// - 'pdma'
Expand Down Expand Up @@ -110,6 +111,7 @@ fn main() {
"aes",
"gdma",
"i2s",
"large_intr_status",
"mcpwm",
"pcnt",
"plic",
Expand Down
Loading