Bare-bones support to run code on ULP-RV/LP core #631
Merged
Conversation
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
MabezDev
reviewed
Jul 3, 2023
MabezDev
approved these changes
Jul 3, 2023
Member
MabezDev
left a comment
MabezDev
left a comment
There was a problem hiding this comment.
LGTM! My other comment was just something to try out, not worth blocking this initial impl :). I'll let you play around with it and make the decision.
Contributor
Author
|
Using While it's still an interesting idea for the later (real) implementation I guess it's better to keep it simple and explicit for now Thanks for the quick review |
playfulFence
pushed a commit
to playfulFence/esp-hal
that referenced
this pull request
Sep 26, 2023
* Bare-bones support to run code on ULP-RV/LP core * Add CHANGELOG.md entry
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
2 participants
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Adds support to run code on ULP-RISCV (ESP32-S2 / ESP32-S3) and LP core (ESP32-C6)
While there are examples this doesn't add a completely useable feature yet.
It's meant to facilitate working on enabling proper support for the ESP32-C6 LP core for now.
Better examples and documentation will get added while working on that