Skip to content
View feaksel's full-sized avatar

Block or report feaksel

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. chb-inverter chb-inverter Public

    5-Level Cascaded H-Bridge Inverter (ELE 401/402 graduation project, Hacettepe University EEE) — modular CHB topology, STM32 F303RE firmware, PySide6 dashboard. Hardware fabricated and bench-validated.

    Verilog

  2. FPGA-Firewall-Project FPGA-Firewall-Project Public

    FPGA Firewall Project for ELE432 class

    Verilog 2

  3. ELE490_HomomorphicFiltering ELE490_HomomorphicFiltering Public

    Python

  4. RV32IMZ RV32IMZ Public

    Verilog