Skip to content

Dualpad analog switch #14

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed
wants to merge 17 commits into from
Closed

Dualpad analog switch #14

Show file tree
Hide file tree
Changes from 1 commit
Commits
Show all changes
17 commits
Select commit Hold shift + click to select a range
982aae7
[variant] Add Generic L0xx
ABOSTM Mar 18, 2021
3186f11
Add Generic L010RB
mkals Mar 23, 2021
eb4016c
[variant] Add Generic F3xx
ABOSTM Mar 23, 2021
ba3fda8
[Variant] Add DISCO F303VC
dnandha Mar 25, 2021
c2630fc
[Variant] Add OLIMEXINO-STM32F3
Stanimir-Petev Mar 25, 2021
605f2c4
[variant] Add Generic F4xx
ABOSTM Mar 26, 2021
a4ccf98
BlackPill F401CC: add USER_BTN on PA0
ABOSTM Apr 2, 2021
ca51700
[variant] Add STM32F407ZGT6 Mini and Generic_F407Zx
dds90 Apr 2, 2021
6206ad0
BLACK_F407ZX: invert PF9 and PF10 in digitalPin[]
ABOSTM Apr 6, 2021
c2c290d
[variant] Add Generic F1xx
ABOSTM Apr 9, 2021
d1efc23
[variant] Add Generic F100Cx
mcer12 Apr 13, 2021
5d72564
[PIO]Fix variant header and path changes
fpistm Mar 12, 2021
036dc9b
[CI] Update configuration to build only one generic per variant
fpistm Mar 16, 2021
cd5388a
[variant] Remove board_template
fpistm Apr 15, 2021
b0dce2c
[CI] Update core configuration
fpistm Apr 15, 2021
cd49498
Group system IP clock enable in separate function called at init
ABOSTM Apr 16, 2021
aaf0952
Manage dualpad analog switch
ABOSTM Apr 16, 2021
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Prev Previous commit
Next Next commit
Group system IP clock enable in separate function called at init 
This new function could be called by STM32duino_Low_Power library

Signed-off-by: Alexandre Bourdiol <[email protected]>
  • Loading branch information
@ABOSTM
ABOSTM committed Apr 16, 2021
commit cd49498a4323f66c95af523dfe25b5b6ce1349d6
1 change: 1 addition & 0 deletions cores/arduino/stm32/clock.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -37,6 +37,7 @@ typedef enum {
uint32_t getCurrentMillis(void);
uint32_t getCurrentMicros(void);

void configIPClock(void);
void enableClock(sourceClock_t source);
void configHSECapacitorTuning(void);

Expand Down
1 change: 0 additions & 1 deletion cores/arduino/stm32/usb/usbd_if.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -151,7 +151,6 @@ WEAK void USBD_reenumerate(void)
* do not manage the internal pull-up, so manage
* internal pull-up manually.
*/
__HAL_RCC_SYSCFG_CLK_ENABLE();
LL_SYSCFG_DisableUSBPullUp();
delay(USBD_ENUM_DELAY);
LL_SYSCFG_EnableUSBPullUp();
Expand Down
22 changes: 22 additions & 0 deletions libraries/SrcWrapper/src/stm32/clock.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -152,6 +152,28 @@ void configHSECapacitorTuning(void)
#endif
}

/**
* @brief This function enables clocks for some system IP
* @param None
* @retval None
*/
void configIPClock(void)
{
#ifdef HSEM_BASE
__HAL_RCC_HSEM_CLK_ENABLE();
#endif

#if defined(__HAL_RCC_PWR_CLK_ENABLE)
/* Enable PWR clock, needed for example: voltage scaling, low power ... */
__HAL_RCC_PWR_CLK_ENABLE();
#endif

#if defined(__HAL_RCC_SYSCFG_CLK_ENABLE)
/* Enable SYSCFG clock, needed for example: Pin remap or Analog switch ... */
__HAL_RCC_SYSCFG_CLK_ENABLE();
#endif
}

#ifdef __cplusplus
}
#endif
Expand Down
11 changes: 2 additions & 9 deletions libraries/SrcWrapper/src/stm32/hw_config.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -26,6 +26,8 @@ extern "C" {
*/
void hw_config_init(void)
{
configIPClock();

/* Init DWT if present */
#ifdef DWT_BASE
dwt_init();
Expand All @@ -34,17 +36,8 @@ void hw_config_init(void)
/* Initialize the HAL */
HAL_Init();

#ifdef HSEM_BASE
__HAL_RCC_HSEM_CLK_ENABLE();
#endif

configHSECapacitorTuning();

#if defined(__HAL_RCC_PWR_CLK_ENABLE)
/* Enable PWR clock, needed for example: voltage scaling, low power ... */
__HAL_RCC_PWR_CLK_ENABLE();
#endif

/* Configure the system clock */
SystemClock_Config();

Expand Down
1 change: 0 additions & 1 deletion libraries/SrcWrapper/src/stm32/pinmap.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -74,7 +74,6 @@ void pin_function(PinName pin, int function)

/* Handle pin remap if any */
#if defined(LL_SYSCFG_PIN_RMP_PA11) && defined(LL_SYSCFG_PIN_RMP_PA12) || defined(SYSCFG_CFGR1_PA11_PA12_RMP)
__HAL_RCC_SYSCFG_CLK_ENABLE();
switch (pin & PNAME_MASK) {
#if defined(SYSCFG_CFGR1_PA11_PA12_RMP)
/* Disable PIN pair PA11/12 mapped instead of PA9/10 */
Expand Down
6 changes: 0 additions & 6 deletions libraries/SrcWrapper/src/stm32/uart.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -272,12 +272,6 @@ void uart_init(serial_t *obj, uint32_t baudrate, uint32_t databits, uint32_t par
}
#endif

#if defined(STM32F091xC) || defined (STM32F098xx)
/* Enable SYSCFG Clock */
/* Required to get SYSCFG interrupt status register */
__HAL_RCC_SYSCFG_CLK_ENABLE();
#endif

/* Configure UART GPIO pins */
pinmap_pinout(obj->pin_tx, PinMap_UART_TX);
if (uart_rx != NP) {
Expand Down