Skip to content
View gadfort's full-sized avatar
32 followers · 2 following
  • ZeroASIC Corp

Achievements

Achievement: Galaxy Brainx3Achievement: StarstruckAchievement: Pull Sharkx4Achievement: YOLOAchievement: Pair Extraordinairex2Achievement: Quickdraw

Achievements

Achievement: Galaxy Brainx3Achievement: StarstruckAchievement: Pull Sharkx4Achievement: YOLOAchievement: Pair Extraordinairex2Achievement: Quickdraw

Organizations

@siliconcompiler

Block or report gadfort

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

Showing results

siliconcompiler / siliconcompiler

Modular hardware build system

Python 1,133 123 Updated Mar 20, 2026

nmoroze / tclint

Modern dev tools for Tcl • includes a linter, formatter, and editor integration.

Python 92 12 Updated Feb 19, 2026

KLayout / klayout

KLayout Main Sources

C++ 1,066 265 Updated Mar 18, 2026

ALIGN-analoglayout / ALIGN-public

C++ 342 89 Updated Jan 13, 2026

lnis-uofu / OpenFPGA

An Open-source FPGA IP Generator

Verilog 1,060 192 Updated Mar 19, 2026

The-OpenROAD-Project / OpenROAD

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

Verilog 2,513 843 Updated Mar 20, 2026