Generation of structs and enums in output SystemVerilog #594
Description
Motivation
It can be useful to generate SystemVerilog that has more context than just bare signals and arrays. For example, a struct instead of a bunch of independent signals, or an enum instead of a plain logic for states in an FSM.
Desired solution
A scalable solution that allows for enums and structs to be included in generated outputs. This would need to comprehend uniquification to avoid conflicts and legal types for assignments. It also needs to be controllable so that you can avoid generating structs and enums if you want to (e.g. for tool compatibility)
Alternatives considered
No response
Additional details
No response