Skip to content
View newtity's full-sized avatar

Block or report newtity

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

🌳 The next generation integrated development environment for processor design and verification. It has multi-hardware language support, open source IP management and easy-to-use rtl simulation tool…

JavaScript 113 15 Updated Sep 17, 2022

Functional verification project for the CORE-V family of RISC-V cores.

Assembly 629 260 Updated Dec 9, 2025

Open-source high-performance RISC-V processor

Scala 6,789 849 Updated Dec 16, 2025

Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2

Verilog 2,791 1,042 Updated Mar 24, 2021

A very simple and easy to understand RISC-V core.

C 1,343 224 Updated Nov 9, 2023