Designed an architecture simulator which takes trace file of any program as input and simulates the branch predictor, inorder pipeline and cache. The simulator produces IPC, L1 local miss rate, L2 local miss rate and branch prediction accuracy as output.
-
Notifications
You must be signed in to change notification settings - Fork 2
rajeev3983/Computer-Architecture-Simulator
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
No description, website, or topics provided.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published