Skip to content

Bump: Include RISC-V intrinsics for stdarch #115617

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
bors merged 1 commit into from
Sep 7, 2023
Merged

Bump: Include RISC-V intrinsics for stdarch #115617

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Bump: Include RISC-V intrinsics for stdarch
  • Loading branch information
@coastalwhite
coastalwhite committed Sep 6, 2023
commit 2b02142eabb690d6ef6174cc6810cfd7b23346eb
2 changes: 1 addition & 1 deletion library/stdarch
Open in desktop
Submodule stdarch updated 54 files
+20 −16 .github/workflows/main.yml
+3 −4 ci/docker/riscv64gc-unknown-linux-gnu/Dockerfile
+4 −2 ci/dox.sh
+5 −0 ci/run-docker.sh
+6 −0 ci/run.sh
+0 −23 crates/core_arch/src/aarch64/armclang.rs
+0 −14 crates/core_arch/src/aarch64/mod.rs
+525 −233 crates/core_arch/src/aarch64/neon/generated.rs
+12 −12 crates/core_arch/src/aarch64/neon/mod.rs
+2 −2 crates/core_arch/src/aarch64/tme.rs
+0 −104 crates/core_arch/src/aarch64/v8.rs
+0 −35 crates/core_arch/src/arm/armclang.rs
+0 −125 crates/core_arch/src/arm/ex.rs
+0 −14 crates/core_arch/src/arm/mod.rs
+0 −28 crates/core_arch/src/arm/neon.rs
+0 −49 crates/core_arch/src/arm/v6.rs
+0 −87 crates/core_arch/src/arm/v7.rs
+0 −3 crates/core_arch/src/arm_shared/mod.rs
+625 −221 crates/core_arch/src/arm_shared/neon/generated.rs
+0 −9 crates/core_arch/src/arm_shared/registers/aarch32.rs
+0 −121 crates/core_arch/src/arm_shared/registers/mod.rs
+0 −39 crates/core_arch/src/arm_shared/registers/v6m.rs
+0 −17 crates/core_arch/src/arm_shared/registers/v7m.rs
+2 −0 crates/core_arch/src/lib.rs
+7 −2 crates/core_arch/src/mod.rs
+106 −1 crates/core_arch/src/powerpc/altivec.rs
+5 −0 crates/core_arch/src/riscv32/mod.rs
+367 −0 crates/core_arch/src/riscv32/zk.rs
+4 −0 crates/core_arch/src/riscv64/mod.rs
+281 −0 crates/core_arch/src/riscv64/zk.rs
+52 −171 crates/core_arch/src/riscv_shared/mod.rs
+150 −0 crates/core_arch/src/riscv_shared/zb.rs
+462 −0 crates/core_arch/src/riscv_shared/zk.rs
+2 −2 crates/core_arch/src/wasm32/relaxed_simd.rs
+9 −29 crates/core_arch/src/wasm32/simd128.rs
+11 −17 crates/core_arch/src/x86/avx.rs
+33 −25 crates/core_arch/src/x86/avx2.rs
+81 −77 crates/core_arch/src/x86/avx512bw.rs
+258 −244 crates/core_arch/src/x86/avx512f.rs
+3 −3 crates/core_arch/src/x86/mod.rs
+34 −30 crates/core_arch/src/x86/sse2.rs
+6 −15 crates/intrinsic-test/missing_aarch64.txt
+0 −18 crates/intrinsic-test/missing_arm.txt
+4 −4 crates/intrinsic-test/src/argument.rs
+3 −1 crates/std_detect/src/detect/arch/arm.rs
+8 −0 crates/std_detect/src/detect/os/linux/arm.rs
+0 −2 crates/std_detect/src/lib.rs
+14 −5 crates/std_detect/tests/cpu-detection.rs
+305 −38 crates/stdarch-gen/neon.spec
+20 −1 crates/stdarch-gen/src/main.rs
+3 −1 crates/stdarch-test/Cargo.toml
+33 −25 crates/stdarch-test/src/disassembly.rs
+9 −6 crates/stdarch-test/src/lib.rs
+1 −1 examples/connect5.rs