Popular repositories Loading
-
16x16-Array-Multiplier
16x16-Array-Multiplier PublicDesign of a 16x16 Array Multiplier in Verilog
-
-
Class_ParseLib.py
Class_ParseLib.py PublicPython script for efficiently finding and organizing cells and their leakage powers.
Python
-
-
-
Up-Down-Counter---7-segment-display
Up-Down-Counter---7-segment-display PublicVerilog module for a 7-segment display on the Nexys 4 board.
Verilog 1
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.