Skip to content
View tnat93's full-sized avatar

Block or report tnat93

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. 16x16-Array-Multiplier 16x16-Array-Multiplier Public

    Design of a 16x16 Array Multiplier in Verilog

    Verilog 2 2

  2. hello-world hello-world Public

    Just an intro

  3. Class_ParseLib.py Class_ParseLib.py Public

    Python script for efficiently finding and organizing cells and their leakage powers.

    Python

  4. Full_Adder.v Full_Adder.v Public

    Verilog

  5. tnat93.github.io tnat93.github.io Public

    Baby steps to making a website

    CSS

  6. Up-Down-Counter---7-segment-display Up-Down-Counter---7-segment-display Public

    Verilog module for a 7-segment display on the Nexys 4 board.

    Verilog 1