- 🌱 I’m currently learning CPU performance optimization, software-hardware co-design.
🎯
Focusing
-
Nanjing University of Science and Technology
- Nanjing & Beijing, China
-
22:07
(UTC +08:00)
Pinned Loading
-
OpenXiangShan/XiangShan
OpenXiangShan/XiangShan PublicOpen-source high-performance RISC-V processor
-
OpenXiangShan/NEMU
OpenXiangShan/NEMU PublicSuper fast RISC-V ISA emulator for XiangShan processor
-
OpenXiangShan/XiangShan-doc
OpenXiangShan/XiangShan-doc PublicDocumentation for XiangShan
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.