Skip to content
View 2php's full-sized avatar
  • HangZhou, ZheJiang,China

Block or report 2php

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

最新编译的ijkplayer,支持RTSP/RTMP/HTTP/HLS等协议

Makefile 26 11 Updated Aug 14, 2018

💫 Toolkit to help you get started with Spec-Driven Development

Python 68,884 5,943 Updated Feb 10, 2026

Version 1.2. This is the source code to STUNTMAN - an open source STUN server and client code by john selbie. Compliant with the latest RFCs including 5389, 5769, and 5780. Also includes backwards …

C++ 1,576 373 Updated Feb 8, 2026

coturn TURN server project

C 13,575 2,203 Updated Feb 4, 2026

A Java implementation of the ICE protocol

Java 473 236 Updated Nov 25, 2025

An implementation of the IETF’s Interactive Connectivity Establishment (ICE) standard — this is an official read-only mirror of the upstream repository at https://gitlab.freedesktop.org/libnice/lib…

C 620 217 Updated Jan 27, 2026

OpenSSL scripts and bins for Android (useful for Qt on Android apps)

C 388 166 Updated Jan 26, 2026

在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。

Verilog 293 51 Updated Aug 16, 2018

Designed a 5-stage pipelined RISC-V processor using SystemVerilog, incorporating a GPU and an LFSR unit for random number generation. Testing was performed on an FPGA.

SystemVerilog 7 1 Updated Feb 19, 2025

A minimal, educational GPU implementation in Verilog that demonstrates the fundamentals of graphics processing and VGA display generation. Perfect for learning digital design, FPGA development, and…

Verilog 2 2 Updated Oct 12, 2025

A basic GPU for altera FPGAs

Verilog 88 20 Updated Sep 18, 2019

100 days of building GPU kernels!

Cuda 569 64 Updated Apr 27, 2025

NVIDIA PhysX SDK 3.4

C++ 2,401 289 Updated Nov 15, 2022

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 11,375 976 Updated Aug 18, 2024

上海电力大学 电子与信息工程学院 课程共享 本科

C++ 15 1 Updated Nov 23, 2024
3 Updated Jul 12, 2024

Design of LDO using open source SKY130PDK

13 2 Updated Aug 24, 2024

A current mode buck converter on the SKY130 PDK

Tcl 34 5 Updated Jun 17, 2021

PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open processes.

Python 390 109 Updated Feb 10, 2026

The Xyce™ Parallel Electronic Simulator

C 113 13 Updated Jan 26, 2026

Minimalistic C client for Redis >= 1.2

C 6,686 1,849 Updated Nov 8, 2025

Convert files (PDF, image, Word, PPT, Excel, notebooks, code snippets) to markdown using powerful multimodal LLM

Python 323 37 Updated May 8, 2025

Python tool for converting files and office documents to Markdown.

Python 86,685 5,033 Updated Jan 8, 2026

Convert documents to structured data effortlessly. Unstructured is open-source ETL solution for transforming complex documents into clean, structured formats for language models. Visit our website …

HTML 13,942 1,157 Updated Feb 11, 2026

📦 Repomix is a powerful tool that packs your entire repository into a single, AI-friendly file. Perfect for when you need to feed your codebase to Large Language Models (LLMs) or other AI tools lik…

TypeScript 21,810 1,013 Updated Feb 8, 2026

🛠️ A production-ready LLM-Powered Node.js & TypeScript REST API template, with a focus on Clean Architecture

TypeScript 159 20 Updated Jan 26, 2026

Transforms complex documents like PDFs into LLM-ready markdown/JSON for your Agentic workflows.

Python 54,203 4,508 Updated Feb 9, 2026

一套遵循原生态开发模式的 Web UI 组件库,采用自身轻量级模块化规范,易上手,可以更简单快速地构建网页界面。

JavaScript 30,532 7,425 Updated Feb 7, 2026
Next