Skip to content

hx30: restore RW firmware access #35

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Draft
wants to merge 9 commits into
base: fwk-hx20-hx30-4410
Choose a base branch
from
Draft

hx30: restore RW firmware access #35

Changes from 1 commit
Commits
Show all changes
9 commits
Select commit Hold shift + click to select a range
7f78c55
lfw: restore RW firmware access by using the right pin mux
DHowett Jun 27, 2022
4ed2983
Remember whether we cut power to ourselves, and re-check during boot
DHowett Jul 30, 2022
c187ce1
Make sure we fire SHUTDOWN_COMPLETE hooks when the AP goes down
DHowett Jul 30, 2022
e6e1190
mchp/lfw: make sure we keep the EC on for long operations
DHowett Jan 23, 2023
1dd37b6
Merge remote-tracking branch 'dhowett/dh/feature/rorw' into topic/hx3…
Emantor Oct 10, 2023
bafb539
hx30: lfw: restore RW access via PINMUX
Emantor Oct 5, 2023
b782b32
hx30: power_sequence: fire SHUTDOWN_COMPLETE
Emantor Oct 5, 2023
01c1512
hx30: board: remember whether we cut power
Emantor Oct 5, 2023
5d8b6f1
mchp: lfw: stop wdt before firmware load
Emantor Oct 6, 2023
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Prev Previous commit
Next Next commit
hx30: lfw: restore RW access via PINMUX 
Basically a copy from hx20 commit
7f78c55.
  • Loading branch information
@Emantor
Emantor committed Oct 10, 2023
commit bafb5393ccd44be62f55f22c76e0da4e8ac88e0d
10 changes: 6 additions & 4 deletions board/hx30/lfw/gpio.inc
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -38,8 +38,10 @@ ALTERNATE(PIN_MASK(2, 0x30), 1, MODULE_UART, 0)
ALTERNATE(PIN_MASK(1, 0x2000), 2, MODULE_SPI_FLASH, GPIO_ODR_HIGH)
/* SHD_CLK - GPIO_0056 Function 2, Bank 1 bit[14] */
ALTERNATE(PIN_MASK(1, 0x4000), 2, MODULE_SPI_FLASH, 0)
/* MOSI(SHD_IO0) - GPIO_0223 Function 2, Bank 4 bit[19] */
/* MOSI(SHD_IO0) - GPIO_0223 Function 1, Bank 4 bit[19] */
/* MISO(SHD_IO1) - GPIO_0224 Function 2, Bank 4 bit[20] */
ALTERNATE(PIN_MASK(4, 0x180000), 2, MODULE_SPI_FLASH, 0)


/* nWP(SHD_IO2) - GPIO_0227 Function 1, Bank 4 bit[23] */
ALTERNATE(PIN_MASK(4, 0x880000), 1, MODULE_SPI_FLASH, 0)
ALTERNATE(PIN_MASK(4, 0x100000), 2, MODULE_SPI_FLASH, 0)
/* nHOLD(SHD_IO3) - GPIO_0016 Function 2, Bank 0 bit[14] */
ALTERNATE(PIN_MASK(0, 0x4000), 2, MODULE_SPI_FLASH, 0)