Skip to content
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 2 additions & 2 deletions src/main/scala/xiangshan/XSCore.scala
Original file line number Diff line number Diff line change
Expand Up @@ -214,8 +214,8 @@ trait HasXSParameter {
)

val dcacheParameters = DCacheParameters(
tagECC = Some("secded"),
dataECC = Some("secded"),
tagECC = Some("none"),
dataECC = Some("none"),
nMissEntries = 16,
nProbeEntries = 16,
nReleaseEntries = 16,
Expand Down
2 changes: 1 addition & 1 deletion src/main/scala/xiangshan/cache/MissQueue.scala
Original file line number Diff line number Diff line change
Expand Up @@ -364,7 +364,7 @@ class MissQueue(edge: TLEdgeOut) extends DCacheModule with HasTLDump
})

val pipe_req_arb = Module(new RRArbiter(new MainPipeReq, cfg.nMissEntries))
val refill_arb = Module(new RRArbiter(new Refill, cfg.nMissEntries))
val refill_arb = Module(new Arbiter(new Refill, cfg.nMissEntries))

// dispatch req to MSHR
val primary_ready = Wire(Vec(cfg.nMissEntries, Bool()))
Expand Down