Skip to content

Conversation

@rajklair
Copy link
Contributor

No description provided.

asuardi and others added 11 commits February 11, 2015 15:13
- Adds detailed documentation (FPGA, IP and user function level) about resources and power consumption during all the design phases
- Enables Xilinx and Vivado mixed design flow
- support for export_simulation integration with generate_ip
- support for 32bit new property on simset for axi-bfm
- fixed issue with do file line feed
- fixed issue with install path flow
- support for xvhdl.nosort
- filter ip dcp, txt, xml files
- fixed issue with the top library calculation by refactoring the code
…TclStore

CR 815260 - Removed extra quotes from file variable, it interferes with file normalize
@dbmccrohan dbmccrohan merged commit 3bb3351 into Xilinx:master Feb 27, 2015
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

2 participants