Skip to content

JIT: Add basic support for Swift reverse pinvokes #100018

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
jakobbotsch merged 16 commits into from
Mar 21, 2024
Merged

JIT: Add basic support for Swift reverse pinvokes #100018

Changes from 1 commit
Commits
Show all changes
16 commits
Select commit Hold shift + click to select a range
9a9a052
Add test
jakobbotsch Mar 19, 2024
bfd4e28
Support SwiftSelf
jakobbotsch Mar 20, 2024
53d00a6
Backend handling
jakobbotsch Mar 20, 2024
ea5c172
Fix arm64 build
jakobbotsch Mar 20, 2024
4fd5964
Add missing handling of DNER reason
jakobbotsch Mar 20, 2024
ea32187
Fix assert
jakobbotsch Mar 20, 2024
e01d190
Fix build
jakobbotsch Mar 20, 2024
40d998a
Remove some unnecessarily aggressive asserts
jakobbotsch Mar 20, 2024
4c64049
Expand assert
jakobbotsch Mar 20, 2024
7d43f3c
Reduce tests
jakobbotsch Mar 20, 2024
49826a8
Disable tests on Mono
jakobbotsch Mar 20, 2024
d65c4c3
Regenerate tests
jakobbotsch Mar 20, 2024
3e76803
Factor int parameter register validation
jakobbotsch Mar 21, 2024
21d1c52
Add missing license headers
jakobbotsch Mar 21, 2024
b4b73d7
More feedback
jakobbotsch Mar 21, 2024
cb44f0b
Run jit-format
jakobbotsch Mar 21, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Prev Previous commit
Next Next commit
Fix arm64 build
  • Loading branch information
@jakobbotsch
jakobbotsch committed Mar 20, 2024
commit ea5c172c6006611a384ef78ed6bd4e3bc049b91a
1 change: 1 addition & 0 deletions src/coreclr/jit/targetarm64.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -382,6 +382,7 @@
#define REG_SWIFT_ERROR REG_R21
#define RBM_SWIFT_ERROR RBM_R21
#define REG_SWIFT_SELF REG_R20
#define RBM_SWIFT_SELF RBM_R20
#define REG_SWIFT_INTRET_ORDER REG_R0,REG_R1,REG_R2,REG_R3
#define REG_SWIFT_FLOATRET_ORDER REG_V0,REG_V1,REG_V2,REG_V3

Expand Down