Skip to content

[release/6.0] Skip allocation for ZeroInit writeThru intervals #58767

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
jeffschwMSFT merged 3 commits into from
Sep 7, 2021
Merged

[release/6.0] Skip allocation for ZeroInit writeThru intervals #58767

Show file tree
Hide file tree
Changes from 1 commit
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
d0095a5
Do not allocate register if ZeroInit/EHWriteThru
kunalspathak Sep 4, 2021
f2fa482
Update the comments about zero-init heuristics
kunalspathak Sep 4, 2021
60cbf4d
jit format
kunalspathak Sep 6, 2021
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Prev Previous commit
jit format
  • Loading branch information
@kunalspathak
kunalspathak authored and github-actions committed Sep 7, 2021
commit 60cbf4d2627a84d219fbb75c49de94c19528ceb3
3 changes: 2 additions & 1 deletion src/coreclr/jit/lclvars.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -4154,7 +4154,8 @@ void Compiler::lvaMarkLclRefs(GenTree* tree, BasicBlock* block, Statement* stmt,
bool bbIsReturn = block->bbJumpKind == BBJ_RETURN;
// TODO: Zero-inits in LSRA are created with below condition. But if filter out based on that condition
// we filter lot of interesting variables that would benefit otherwise with EH var enregistration.
//bool needsExplicitZeroInit = !varDsc->lvIsParam && (info.compInitMem || varTypeIsGC(varDsc->TypeGet()));
// bool needsExplicitZeroInit = !varDsc->lvIsParam && (info.compInitMem ||
// varTypeIsGC(varDsc->TypeGet()));
bool needsExplicitZeroInit = fgVarNeedsExplicitZeroInit(lclNum, bbInALoop, bbIsReturn);

if (varDsc->lvSingleDefRegCandidate || needsExplicitZeroInit)
Expand Down
1 change: 1 addition & 0 deletions src/coreclr/jit/lsra.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -4949,6 +4949,7 @@ void LinearScan::allocateRegisters()
{
// For RefTypeZeroInit which is a write thru, there is no need to allocate register
// right away. It can be assigned when actually definition occurs.
// In future, see if avoiding allocation for RefTypeZeroInit gives any benefit in general.
allocate = false;
}
if (!allocate)
Expand Down