Skip to content

[JIT] [Issue: 61620] Optimizing ARM64 for *x = dblCns; #61847

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
echesakov merged 10 commits into from
Nov 30, 2021
Merged

[JIT] [Issue: 61620] Optimizing ARM64 for *x = dblCns; #61847

Changes from 1 commit
Commits
Show all changes
10 commits
Select commit Hold shift + click to select a range
b91555e
[Issue: 61620] Optimizing ARM64 for *x = 0;
SeanWoo Nov 19, 2021
ee617c7
Update src/coreclr/jit/lower.cpp
SeanWoo Nov 19, 2021
36bc6b4
Fixed bug with * x = dConst if dConst is not 0
SeanWoo Nov 19, 2021
0596430
remove extra printf
SeanWoo Nov 19, 2021
b9b0f55
Replacing IsFPZero with IsCnsNonZeroFltOrDbl for STOREIND Minor edits…
SeanWoo Nov 20, 2021
9a2a2d5
fixed ARM codegen for STOREIND
SeanWoo Nov 21, 2021
25f047e
Update src/coreclr/jit/lower.cpp
SeanWoo Nov 21, 2021
153fd39
Update src/coreclr/jit/lower.cpp
SeanWoo Nov 21, 2021
d5dd56b
fix formatting
SeanWoo Nov 30, 2021
ec0f188
Merge branch 'issue-61620-ARM64' of https://github.com/SeanWoo/runtim…
SeanWoo Nov 30, 2021
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Prev Previous commit
Next Next commit
Update src/coreclr/jit/lower.cpp 
Co-authored-by: SingleAccretion <[email protected]>
  • Loading branch information
@SeanWoo @SingleAccretion
SeanWoo and SingleAccretion authored Nov 19, 2021
commit ee617c76f7609ffb1a3b7da32abdbf6e34e60bc3
1 change: 0 additions & 1 deletion src/coreclr/jit/lower.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -6794,7 +6794,6 @@ void Lowering::LowerStoreIndirCommon(GenTreeStoreInd* ind)
{
LowerStoreIndir(ind);
Copy link
Contributor

@SingleAccretion SingleAccretion Nov 19, 2021 •
edited
Loading

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

The pattern in lower.cpp is that LowerCommonX methods call LowerX methods. It may be that LowerStoreIndir has modified ind by the time we check we check for our optimization opportunity.

So I suggest a reorder: move the optimization before LowerStoreIndir. You should then be able to delete the #if for SetContained, as it would be dead code - LowerStoreIndir should check for the containment as appropriate.

Also: is containing all FP constants worth it (does it even work?) on ARM/ARM64? The codegen for things like *x = 1.1 should be checked.

Copy link
Contributor Author

@SeanWoo SeanWoo Nov 19, 2021

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Thank you for your comments.

So I suggest a reorder: move the optimization before LowerStoreIndir. You should then be able to delete the #if for SetContained, as it would be dead code - LowerStoreIndir should check for the containment as appropriate.

I'll make a call to LowerStoreInd after optimization.

Also: is containing all FP constants worth it (does it even work?) on ARM/ARM64? The codegen for things like *x = 1.1 should be checked.

You made the right remarks. I will fix them and come back with new changes soon.


// Moved from lowerxarch.cpp. Issue: #61620
if (varTypeIsFloating(ind) && ind->Data()->IsCnsFltOrDbl())
{
// Optimize *x = DCON to *x = ICON which is slightly faster on xarch
Expand Down