Skip to content

Disabling disasm checks under certain testing environments #76202

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
TIHan merged 10 commits into from
Sep 27, 2022
Merged

Disabling disasm checks under certain testing environments #76202

Changes from 1 commit
Commits
Show all changes
10 commits
Select commit Hold shift + click to select a range
55d626a
Disabling disasm checks under certain testing environments
TIHan Sep 26, 2022
9f35945
Add extra linux musl check
TIHan Sep 26, 2022
f94b5ab
Add JitDisasm check back
TIHan Sep 26, 2022
65cb4fd
Remove JitDisasm check
TIHan Sep 26, 2022
c35b1db
Re-enable musl
TIHan Sep 26, 2022
95adaf6
Do not run disasm checks under stress modes
TIHan Sep 26, 2022
b27a908
Feedback, force a failure
TIHan Sep 26, 2022
c0e1a8e
Trying to fix targets
TIHan Sep 27, 2022
b2a0b5f
Trying to fix targets
TIHan Sep 27, 2022
4bfdbb7
Update Runtime_34937.cs
TIHan Sep 27, 2022
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Prev Previous commit
Update Runtime_34937.cs
  • Loading branch information
@TIHan
TIHan authored Sep 27, 2022
commit 4bfdbb751618dbe865f69a7866814f9f59c4c810
2 changes: 1 addition & 1 deletion src/tests/JIT/Regression/JitBlue/Runtime_34937/Runtime_34937.cs
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -24,7 +24,7 @@ static int PerformMod_2(int i)
// X64-FULL-LINE-NEXT: sar [[REG0]], 31
// X64-FULL-LINE-NEXT: and [[REG0]], 15
// X64-FULL-LINE-NEXT: add [[REG0]], [[REG1]]
// X64-FULL-LINE-NEXT: and [[REG1]], -16
// X64-FULL-LINE-NEXT: and [[REG0]], -16
// X64-WINDOWS-FULL-LINE-NEXT: mov [[REG2:[a-z]+]], [[REG1]]
// X64-WINDOWS-FULL-LINE-NEXT: sub [[REG2]], [[REG0]]
// X64-WINDOWS-FULL-LINE-NEXT: mov [[REG0]], [[REG2]]
Expand Down